

FIG. 1

2/31




FIG. 2

3/31




FIG. 3

4/31




FIG. 4

5/31




FIG. 5

6/31




FIG. 6

7/31




FIG. 7

8/31

RX ASIC




FIG. 8

9/31




FIG. 9

10/31




FIG. 10

11/31




FIG. 11

12/31





FIG. 12

13/31

FIG. 13



14/31





FIG. 14

15/31



200ns: 4 bursts of 4 write: 80ns, 4 bursts of 4 read: 80ns, turnaround: 40ns

FIG. 15

16/31




FIG. 16A




FIG. 16B

17/31




FIG. 17

18/31






FIG. 18

19/31





21/31




FIG. 21

22/31




FIG. 22

23/31




FIG. 23

24/31

Read Cycle	0	0	0	0	0	0	0	1	1	1	1	1	1	2	2	2	2	3
Channel Number	0	0	0	0	0	0	0	4	4	4	4	4	4	0	0	0	0	8
Queue Number:	14	14	14	14	14	14	14	307	307	307	307	307	307	14	14	14	14	514
Data Cells:								Data	Hdr	Hdr	Data	Data	Hdr	Data	Data	Hdr	Data	EoB
DRAM Bank:	5	6	7	0	1	2	3	4	3	4	5	6	7	0	1	5	6	7

FIG. 24

25/31




FIG. 25

26/31




FIG. 26

27/31




FIG. 27

28/31




FIG. 28

29/31




FIG. 29




FIG. 30

30/31




FIG. 31

31/31




FIG. 32